Abstract
P Introduction
At least three types of fault models have been used to represent delay defects. Transition fault model [ll] is a qualitative model and assumes a lumped delay defect (i.e., slow-to-rise or slow-to-fall) at an input or output of a gate. Carter et a1 [I] have introduced a quantitative gate delay fault model in which the delay through a gate is represented by intervals. A fault in this model is an added delay of certain amount (referred to as the size of the fault) in the rising or falling transition at the gate input or output. In path delay fault model [lo] , the cumulative effect of gate delays along a path from PIS to POs of the combinational logic is considered. The number of transition or gate delay faults is linearly proportional to the number of gates in the circuit, but the number of path faults can be exponential. Despite efforts to classify path faults and identify a subset that must be tested, their number remains a problem [4] .
In this paper, we define a rising line delay test that sensitizes the longest sensitizable path passing through the target line producing a rising transition on it. Similarly, a falling line delay test is defined. The definition of "longest" can be appropriately chosen. For example, in the simplest case, it can be the path with largest number of gates. Alternatively, gates can be weighted by their nominal delays. However, once the path is selected, the test generation is independent of gate delays. The criterion of delay test through the longest path has been used for diagnosis [5] .
The coverage is measured for all lines with two possible transitions. Thus, the maximum number of faults (or tests) is twice the number of lines. Yet, test criterion is similar to path delay fault, and not like gate or transition delay fault. In general, a test will cover several lines. This coverage methodology can also be applied to the reported methods that extract sensitizable paths [2, 31.
An iterative approach for generating a robust test was first proposed by Park and Mercer [SI. They devised an approzzmate method where the search space of test generation process is biased to find a test along a path whose propagation delay is greater than or equal to a predefined threshold value. Our approach is to use an exact method for generating a test for the longest robustly testable path through each line.
Two-Pass Test Generation
Finding the longest sensitizable and robustly testable path through a given delay fault site is an NP-hard problem [8] . We first attempt to find a robust test for the longest structural path through a line. If the path is not sensitizable, then we try to find a robust test for the next longest structural path, and so forth, until a test for the longest sensitizable path is found. Given enough resources this method guarantees a test for the longest sensitizable path through the line if such a test exists.
The first pass of our two-pass test generation strat- egy is essentially the same as reported in [7] . Initially a simple path selection method is employed to obtain a list of paths that cover all signal lines by their respective longest structural paths. The multiple backtrace procedure employing a 9-value logic system [7] is used to derive robust tests for these targeted path faults. Once a robust test is generated, fault simulation is carried out to obtain information on the robust detection of other path faults. Whenever the fault simulator finds that a path is robustly tested by the generated test vector pair, each line on this path is examined to see if the vector pair satisfies the criterion of being a line delay test for any other line on that path. If the robustly tested path happens to be the longest structural path in the circuit through any line, then this line can be marked as covered since a line delay test has been obtained for the line with respect to a rising/falling transition. The fault coverage includes lines and transitions for which line delay tests were obtained.
The line delay fault coverage at the end of the first pass is generally low since many structural paths are not sensitizable. For each line that is not covered by the line delay tests of the first pass, we attempt a robust test for the second longest structural path. If a robust test exists for this path, we mark the line as covered. If a test is not possible for the second longest structural path, then we go for the third, fourth, etc., successively shorter paths till we get a robust test. Again fault simulation is employed after each vector pair is derived to determine the coverage metric. This strategy usually obtains significantly improved line delay fault coverage after the second pass. These are the maximum distances (in terms of the number of logic levels) from primary input and primary output. We generate a line delay test for falling transition on line 4. In the first pass the longest structural path through line 4 is enumerated as 4-6-7-12-13-16-18-21-22. However, our multiple backtrace procedure We first trace backward in a breadth first manner from line L towards PIS and mark all signal lines from which there is a path to L. We then trace forward from line L in a breadth first manner towards POs and mark all signal lines that can be reached from L. For each PI that has been marked in the backward trace from L, we enumerate all paths that start at the PI and pass through L, by traversing depth first along only the marked lines. 
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The following theorem relates to the identification of redundant path delay faults.
Theorem: Consider an untestable (redundant) stuckat-0 (stuck-at-1) fault on line k in a logic circuit. Then all path delay faults through line k (and hence the line delay fault on line k ) for which a rising (falling) transition reaches line k will be untestable.
Proof: We consider an untestable stuck-at-0 fault on line k . The proof for the opposite case is analogous. Since the stuck-at-0 fault on line k is untestable, the logic function realized by the circuit is unaltered when we replace the logic value on line k with a constant 0. Replacing the logic value to a constant 0 can also be viewed as a rising transition, due to arrive at line k , which is infinitely delayed (line IC never attains the value 1 and hence is "stuck" at logic 0). Thus if the stuck-at-0 on line k does not alter the good circuit behavior (does not cause an incorrect logic value at the output), then an infinitely delayed rising transition on line k also can not cause an incorrect logic value at the circuit output. Hence all path delay faults through line k for which a rising transition arrives on line k will be untestable in the circuit. 0
Experimental Results
We have implemented the two-pass test generation algorithm in the C language (about 4000 lines of code) on an IBM RS-6000/580 workstation. Table 1 gives the results for some ISCAS'85 and the scan-hold versions of ISCAS'89 benchmarks. Total LDF is the total number of line delay faults and is twice the number of lines in the circuit. Red. Flts. gives the number of redundant stuckat faults obtained by COMPACTEST [9] which are used to avoid test generation for redundant path delay faults.
Fourth column Target Paths gives the number of logical paths considered for test generation in the first pass. This is twice the number of the physical paths selected to cover each line via the longest path. Fifth column
Elimination of redundant path faults
Vec. gives the number of robust tests generated in the first pass within a backtrack limit of 100. We have a fault simulator in the test generation system. Robustly detected paths are immediately marked in the targeted path list and hence not considered for further test genera- For example, we have initially targeted 4404 longest paths (Target Paths) for circuit c5315. There is a total of 10630 line delay faults which is twice the number of l i e s in the circuit. In the first pass of the test generation process, 2341 robust test vectors are generated. After simulation with these vectors, we found that 4630 path delay faults in the circuit are detected robustly and 4775 line delay faults (LDF) are detected in the first pass of the ATPG process corresponding to a line delay fault (LDF) coverage of 45%. After the two-pass test generation process, we obtain another 1129 extra robust tests which in turn detect an additional 4278 path faults robustly and 3657 new line delay faults, giving a total coverage of 79.3%. The total time taken for the complete test generation process is 4779 seconds. The line delay fault coverage is less than 100% in many circuits primarily due to the backtrack limit employed by us in the test generation process to keep the time complexity manageable. Further, many circuits have a large number of untestable line delay faults.
There are 131 redundant stuck-at faults in e7552 circuit. By employing this information for eliminating redundant path delay faults, we completed the two-pass test generation method in 12073 seconds (CPU time on IBM RS-6000/580 workstation) as given in 
Conclusion
The new coverage metric requires a pair of robust tests termed as l ane delay tests for each line in the circuit, one for the rising and the other for the falling transition on the line. The maximum number of faults (and tests) is limited to twice the total number of lines in the circuit. In the first pass of test generation process, we begin with a minimal set of longest paths covering all lines and generate robust tests for them. Fault simulation is used to determine the line delay fault coverage. The second pass considers those lines for which line delay tests could not be generated in the first pass, and attempts to generate robust tests for successively shorter paths through these lines, till a test for the longest sensitizable path is found. We have also employed information on redundant stuck faults in a circuit to avoid test generation for a large number of redundant path faults.
